Fpga Implementation of Cordic Algorithm Architecture
نویسندگان
چکیده
The Coordinate Rotation DIgital Computer (CORDIC) algorithm has been used for many years for efficient implementation of vector rotation operations in hardware. It is executed merely by table look-up, shift, and addition operations. Thus, the corresponding hardware can be implemented in very economic fashion. Subsequently, it has been applied for many performances.CORDIC has been implemented in pocket calculators .The key concept of CORDIC arithmetic is based on the simple and ancient principles of two-dimensional geometry. It could be used as a single algorithm for unified implementation .The key issue in successful implementation of CORDIC architecture to be able to characterize the resource utilization with pipeline and non-pipeline structure. Keywords— CORDIC ; Architecture
منابع مشابه
Design and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)
Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...
متن کاملFPGA Implementation of Pipelined CORDIC Sine Cosine Digital Wave Generator
The coordinate rotation digital computer (CORDIC) algorithm is well known iterative algorithm for performing rotations in digital signal processing applications. Hardware implementation of CORDIC results increase in Critical path delay. Pipelined architecture is used in CORDIC to increase the clock speed and to reduce the Critical path delay. In this paper a hardware efficient Digital sine and ...
متن کاملA High Performance and Low Latency Fpga Implementation of Cordic Algorithm
CORDIC is generally faster than other approaches when a hardware multiplier (e.g., a microcontroller) is not available, or when the number of gates required to implement the functions it supports should be minimized (e.g., in an FPGA). On the other hand, when a hardware multiplier is available (e.g., in a DSP microprocessor), table-lookup methods and power series are generally faster than CORDI...
متن کاملFPGA Implementation of Pipelined CORDIC for Digital Demodulation in FMCW Radar
Abstract— Now-a-days Radar Signal Processing system is gaining a great deal of attention for realization of on-chip programmable signal processor for its real time applications. Application specific systems are being implemented using wide spectrum of Digital Signal Processing (DSP) algorithms. Such is the case for COordinate Rotation DIgital Computer (CORDIC) algorithm which is turned out to b...
متن کاملFpga Implementation of Micro-rotation Selection Algorithm for Efficient Cordic Architecture
This paper presents a FPGA implementation of micro-rotation selection algorithm for CORDIC architecture. By selection of third order of approximation of Taylor series, the proposed CORDIC circuit meets the accuracy requirements, and attains the desired range of convergence. The proposed architecture is a scale-free design which provides the flexibility to manage the number of iterations dependi...
متن کامل